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Abstract 
At 85oC under very low ± 8V and fast 100µs P/E, good 
memory device integrity of 2.5V initial ∆Vth and 1.45V 
10-year extrapolated retention are obtained. This was 
achieved in SiO2/HfON/HfAlO/TaN MONOS using very 
high-κ (~22) and deep trapping HfON, which further gives 
good 1.0V 10-year memory window even at 125oC.  
Introduction 
According to ITRS roadmap, the SONOS non-volatile 
memory (NVM) will continue down-scaling program/erase 
(P/E) voltage to 4.0-4.5V with faster speed while maintaining 
good retention. Such low voltage operation is also important 
for embedded SoC application. Previously we showed 
[metal-gate]-[high-κ]-Al(Ga)N-SiO2-Si MONOS devices to 
operate at 11-13V with fast 100µs~1ms P/E and good 10-year 
extrapolated retention at 85oC [1]-[2]. In this paper, we report 
the TaN-HfAlO-HfON-SiO2-Si MONOS to operate at only 8V 
P/E voltage (between gate and channel) under faster 10µs~ 
100µs P/E with good extrapolated 10-year retention of 1.0V 
even at 125oC. Using a simple voltage inverter circuit, the P/E 
voltage can further be reduced to nearly half: by applying 
4.5V and -3.5V for the same ±8V gate-channel bias. This is 
useful for embedded SoC under a single 5V voltage source. 
Such low P/E voltage is achieved by using novel HfON 
trapping layer with very high-κ value (κ~22) beyond previous 
Al(Ga)N (κ=10) [1]-[2] or Si3N4 (κ=7), in addition to use the 
same high-κ blocking oxide of HfAlO (κ=17) [2]. This is 
evident from the higher gate capacitance of 4fF/µm2 than 
previous cases [2]-[5]. The very low P/E voltage is due to the 
small voltage drop in high-κ trapping HfON and blocking 
HfAlO to give high electric field over the thin tunnel oxide. 
The high field in tunnel oxide also in turn gives fast P/E speed. 
The good 125oC retention is due to the deep Evac-EC energy (χ) 
of HfON similar to Al(Ga)N [1], even at low ±8V fast 100µs 
P/E speed using thin tunnel SiO2. These results compare well 
with reported data [1]-[5] in Table 1, with added merits of 
much lower P/E voltage for embedded SoC, faster speed and 
using existing dielectric materials available in IC fabs.    
Experimental Details 
The TaN-HfAlO-HfON-SiO2-Si devices were made by first 
growing a 2.8nm thermal SiO2, depositing 10nm HfON under 
mixed O2/N2 by PVD, 12nm HfAlO [2] by PVD, 100nm TaN 
by PVD, followed by gate definition, self-aligned As+ implant, 
and 900oC RTA activation. The devices were measured by P/E, 
cycling and retention at 25, 85 and 125oC.  
Results and Discussion 
A. P/E Characteristics: 
Fig. 1 shows the comparison of schematic band diagrams 
of [metal-gate]-[high-κ]-nitride-SiO2-Si MONOS with various 
trapping layers. The HfON has deeper χ trapping than Si3N4 
and close to AlGaN [1]-[2]. In addition, the HfON gives much 
higher κ value (κ~22) than AlN (κ=10) and Si3N4 (κ=7) that is 
important to reduce the P/E voltage. The using high-κ 
blocking HfAlO (κ=17) rather than conventional SiO2 further 
reduces the P/E. Figs. 2-3 show the C-V hysteresis curves and 
erase J-V. Large VFB shift is obtained at low P/E voltage. 
From TMA analysis, the erase current at low voltage is mainly 
from hole current rather than gate electron current [1], which 
is due to the high work-function TaN (4.7eV) than n+-Si (4.1 
eV). The high gate capacitance density of 4fF/µm2 is better 
than IrO2-HfAlO-AlN-SiO2-Si [2] due to the higher κ of 22 in 
HfON than 10 in AlN. Fig. 4 shows the Id-Vg curves under P/E, 
and the Vth shift vs. P or E follow in Figs. 5-6. A fast P/E time 
of 100µs was measured at only ±8V, along with a large  ∆Vth 
shift. The ∆Vth is summarized in Fig. 7. The memory window 
increases with increasing P/E time and a 2.6V occurred at 
±8V 100µs P/E. Even a ∆Vth of 1.7V was obtained at P/E of 
8V 100µs/-6V 1ms. These data exceed those reported 
elsewhere [1]-[5]. The record low voltage indicates the small 
voltage drop in HfAlO(κ=17)-HfON(κ~22) by D(=εoκE) 
continuity. The good ∆Vth under such low P/E voltage is due 
to the deeper χ HfON trapping layer and higher 4fF/µm2 gate 
capacitance to give large charge storage (C.V) similar to that 
of DRAM [1]. The voltage can further be lowered by nearly 
half by using a voltage inverter circuit in Fig. 8 to generate 
-3.5V from a 4.5V voltage. Such low P/E voltage can improve 
die area and energy efficiency beyond charge pumping circuit. 
B. Retention & Cycling:  
Figs. 9-10 show the retention data. The extrapolated 
10-year memory window at 25oC increased from 1.4 to 1.7V 
with increasing erase time from 10 to 100µs at only ±8V. Still 
large 10-year window, at 85oC, was 1.45V, at fast 100µs ±8V 
P/E. Even a 1.0V 10-year window at 125oC is obtained under 
the 100µs ±8V P/E. This improves on the best reported data 
[1]-[5] in Table 1 that is a strong merit using novel nitride 
dielectric with deep χ and trapping energy. Even better higher 
temperature retention is expected by trading off P/E speed 
using thicker tunnel oxide. The 85oC retention decay rate is 
also slightly better than previous deep trap Al(Ga)N data 
[1]-[2] at lower ±8V P/E voltage. Good endurance is obtained 
and shown in Figs. 11-12. Large 105-cycled memory window 
of 2.1V and 103-cycled 10-year retention window of 1.3V was 
obtained at ±8V 100µs P/E. The good endurance is due to the 
fast 100µs P/E speed, with less stress to the thin tunnel SiO2. 
Table 1 summarizes the memory data comparison. The 
SiO2/HfON/HfAlO/TaN has good memory device integrity of 
the lowest ±8V P/E voltage, fastest 100µs P/E time, large 
2.5V initial ∆Vth and good 10-year memory window of 1.45V 
at 85oC or 1.0V at 125oC. These results are among the best 
reported data [1]-[5] in Table 1.     
Conclusions 
Low 8V operation, high 100µs speed, large ∆Vth, and good 
retention have been simultaneously obtained in this device. 
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Table.1. Comparisons of P/E speed, ∆Vth window (extrapolated for 85oC 10-years retention), retention decay rate and endurance.
Fig. 5. The measured program characteristics
from Id-Vg of HfON MONOS transistors. 
Fig.9. Retention characteristics of HfON
MONOS devices at 25oC.
Fig. 11. Endurance of HfON MONOS 
devices.
Fig. 12. Retention of 103 P/E-cycled HfON
MONOS devices.
Fig. 3. Jg-Vg of MONOS  transistor under 
erase at 25-125oC. From TMA analysis, the 
hole current dominates at low voltages [1].
Fig. 1. Band diagram of MONOS memory. 
The HfO2 has lower ∆EC to Si than Si3N4, 
and even lower using HfON with higher trap. 
Fig. 2. C-V hysteresis curves of HfON
MONOS capacitor. Very high capacitance 
density ~4fF/µm2 is obtained.
Fig. 4. Id-Vg and gm curves of HfON
MONOS transistors. 
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Fig. 6. The measured erase characteristics
from Id-Vg of HfON MONOS transistors. 
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Fig. 10. Retention characteristics of HfON
MONOS devices at 85 and 125oC.
Fig. 8. The simple diode-clamp circuit to 
generate negative -3.5V from supplied 4.5V 
voltage source, using TSMC 0.18µm library.
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Fig. 7. The ∆Vth of MONOS memory 
window under different erase time. 
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